

SHEET INDEX		
CONTENTS	SHEET NO.	SHEET ISSUE
SHEET INDEX		
SYMBOL		
RECORD OF CHANGES		
NOTES	1	2
USED-ON TABLE		
SUPPORTING INFORMATION		
CURRENT DRAWING		
	2	2
CIRCUIT SCHEMATICS	3	2
	4	2
COMPONENT LIST	5	2
	6	2
CABLE DESCRIPTION	7	2
	8	2

TAPE UNIT CONTROLLER  
BOARD C


PROC. MOD.	FUNC.	TERM.	LOC.
BACRO	I	315	382
BESPACE	I	017	856
BFLD	I	317	261
CLN811	I	078	241
CLSP21	I	118	280
CRCERO	I	300	400
DEFLD	I	207	356
FILEM81	I	003	366
FADO	I	316	481
HLV1L1	I	104	480
INTDRO	I	009	480
MAINT1	I	108	483
MOD0	I	103	485
ROBLCO	I	016	486
ROBUT1	I	208	366
REVO	I	219	667
RSPI	I	101	256
RACIO80	I	013	480
RUSTP50	I	117	533
SORT0	I	214	285
SWCR11	I	106	365
STIPCO	I	012	483
RUSTP30	I	318	387
TBTR0	I	302	482
TTERT0	I	115	481
WEH80	I	107	365
WELTPO	I	019	240
WRIT0	I	211	480
BALCP0	#	001	480
BALCK1	#	201	480
SDHFO	#	006	240
SDHMO	#	002	480
FILL0	#	303	380
FILL0	#	304	380
ROAD0	#	310	280
SDMO	#	306	380
STWPP0	#	301	480
UNCRAT	#	312	280
HLV1L1	#I	218	667
ROAD11	#I	109	280
STWPP0	#I	209	380
WRIT1	#I	102	280
WRIT1	#I	000	280
+5	#I	000	280
+5	P	119	280
GRO	G	200	6
GRO	G	319	20

RECORD OF CHANGES				
CHG ISS	PREV FURN	STD	MFR DISC	SEE NOTES

SYSTEM USED ON	DESIGN CONTROL
COMMON SYSTEMS	IN

[illegible]

- NOTES:
1.  $\frac{1}{10}$  GROUND RETURN
  2. UNLESS OTHERWISE SPECIFIED:  
RESISTANCE VALUES ARE IN OHMS  
CAPACITANCE VALUES ARE IN MICROFARADS  
VALUES PRECEDED BY THE SYMBOL "(PLUS)"  
OR "(MINUS)" ARE 10 VOLTS
  3. BATTERY AND GROUND TERMINALS FOR  
INTEGRATED CIRCUITS
- | IC<br>CODE | BAT.<br>TERM. | GND<br>TERM. |
|------------|---------------|--------------|
| 4YAA       | 16            | 0            |
| 4YAE       | 16            | 7, 8         |
| 4YAF       | 16            | 0            |
| 4YCA       | 16            | 0            |
| 4YCC       | 16            | 0            |
| 4YCF       | 16            | 0            |
| 4YU        | 16            | 0            |
| 4YV        | 16            | 0            |
|            |               |              |
|            |               |              |
|            |               |              |
|            |               |              |
4. BATTERY AND GROUND TERMINALS FOR  
THIS CIRCUIT PACK ARE AS FOLLOWS:
- | FUNCTION | TERMINAL |
|----------|----------|
| +5       | 000, 119 |
| GRD      | 200, 319 |
5. HORIZONTAL MOUNTING CENTERS AT  
0.50 INCH.
  6. INTEGRATED CIRCUIT LOCATION GUIDE:  
(COMPONENT SIDE SHOWN)



SUPPORTING INFORMATION	
CATEGORY	NO.
CIRCUIT PACK CODE	JK1B
CONNECTOR ON FRAME	947A OR 947C
ACCEPTABLE SERIES	3

CURRENT DRAIN: 305mA

- SHEET INDEX NOTES**
1. WHEN CHANGES ARE MADE IN THIS DRAWING ONLY THOSE SHEETS AFFECTED WILL BE REISSUED.
  2. THIS SHEET INDEX WILL BE REISSUED AND BROUGHT UP TO DATE EACH TIME ANY SHEET OF THE DRAWING IS REISSUED, OR A NEW SHEET IS ADDED.
  3. THE ISSUE NUMBER ASSIGNED TO A CHANGED OR NEW SHEET WILL BE THE SAME ISSUE NUMBER AS THAT OF THE FIRST SHEET.
  4. SHEETS THAT ARE NOT CHANGED WILL RETAIN THEIR EXISTING ISSUE NUMBER.
  5. THE LAST ISSUE NUMBER OF THE FIRST SHEET INDEX IS RECOGNIZED AS THE LATEST ISSUE NUMBER OF THE DRAWING AS A WHOLE.

**NOTICE--** NOT FOR USE OR DISCLOSURE OUTSIDE THE BELL SYSTEM EXCEPT UNDER WRITTEN AGREEMENT.

JK18 CIRCUIT PACK

AT&TCD  
STANDARD

**CPS-JK18**  
**8 SHEETS**


**BELL TELEPHONE LABORATORIES**  
INCORPORATED

②



**T**he first of these is the

# CARTRIDGE TAPE TRANSPORT CONTROLLER BOARD C




J518 CIRCUIT PACK


CPS-JK18  
SHEET 2

BELL TELEPHONE LABORATORIES

CARTRIDGE TAPE TRANSPORT CONTROLLER  
BOARD C



# CARTRIDGE TAPE TRANSPORT CONTROLLER BOARD C



# COMPONENT LIST

## INTEGRATED CIRCUITS

LOC CODE ELEM ID	IC1 41U	IC2 41BP	IC3 41CA	IC4 41AE	IC5 41AE	IC6 41U	IC7 41U	IC8 41U	IC9 41U	IC10 41BP	IC11 41U	IC12 41U
	DESIG SH LOC	DESIG SH LOC	DESIG SH LOC	DESIG SH LOC	DESIG SH LOC	DESIG SH LOC	DESIG SH LOC	DESIG SH LOC	DESIG SH LOC	DESIG SH LOC	DESIG SH LOC	DESIG SH LOC
A	MTTBN1 481	STBPP0 481	SDNO 366	BLKCK 485	CLKS-0 200	STFTB00 4E3	STCNO1 484	CMSTP0 4C4	SYNCO 2C0	CLKSTP0 2C1	FILLST1 305	RACLK1 2F4
B	WSTBP1 303	WSTBP1 303	WSTBP1 303	WSTBP1 303	WSTBP1 303	WSTBP1 303	WSTBP1 303	WSTBP1 303	WSTBP1 303	WSTBP1 303	WSTBP1 303	WSTBP1 303
C	WSTBP0 284	WSTBP0 284	WSTBP0 284	WSTBP0 284	WSTBP0 284	WSTBP0 284	WSTBP0 284	WSTBP0 284	WSTBP0 284	WSTBP0 284	WSTBP0 284	WSTBP0 284
D												
E												
F												
G												

LOC CODE ELEM ID	IC13 41U	IC14 41B	IC15 41U	IC16 41AE	IC17 41CC	IC18 41U	IC19 41BP	IC20 41CC	IC21 41U	IC22 41AE	IC23 41CJ	IC24 41AA
	DESIG SH LOC	DESIG SH LOC	DESIG SH LOC	DESIG SH LOC	DESIG SH LOC	DESIG SH LOC	DESIG SH LOC	DESIG SH LOC	DESIG SH LOC	DESIG SH LOC	DESIG SH LOC	DESIG SH LOC
A	OSTATED 203	WSTBP1 303	WSTBP1 303	WSTBP1 303	WSTBP1 303	WSTBP1 303	WSTBP1 303	WSTBP1 303	WSTBP1 303	WSTBP1 303	WSTBP1 303	WSTBP1 303
B	STPCL1 204	STPCL1 204	STPCL1 204	STPCL1 204	STPCL1 204	STPCL1 204	STPCL1 204	STPCL1 204	STPCL1 204	STPCL1 204	STPCL1 204	STPCL1 204
C	STAT1 2F2	STAT1 2F2	STAT1 2F2	STAT1 2F2	STAT1 2F2	STAT1 2F2	STAT1 2F2	STAT1 2F2	STAT1 2F2	STAT1 2F2	STAT1 2F2	STAT1 2F2
D												
E												
F												
G												

## CAPACITOR

DESIG	CODE
61C1-C6	601A,5
241C7-C30	KS-19774 LS,0,1

## RESISTOR

DESIG	CODE
R1	KS-20616 L16,23,700
R2	KS-20616 L16,31,600
R3	KS-20616 L16,2,200
R4	KS-20616 L16,2,200

JK18 CIRCUIT PAGE

(2)

CPS-JK18

SHEET 5

BELL TELEPHONE LABORATORIES

BS

REVISION 10-6-64

2A

# CIRCUIT DESCRIPTION

## A. FUNCTIONAL DESCRIPTION

JK18 IS ONE OF THE FOUR CARTRIDGE TAPE TRANSPORT CONTROLLER (CTTC) BOARDS. IT CONTAINS THE WRITE CARRY, COMMAND STOP LOGIC, AND BUFFER FILL REQUEST CIRCUITRY. THE WRITE CIRCUITRY INCLUDES A PREamble GENERATOR, A POSTamble GENERATOR, AND A DATA PHASE ENCODER CIRCUIT.

FIGURE 1 IS A BLOCK DIAGRAM OF JK18. AS A WRITE OPERATION BEGINS, A 40ms PULSE OCCURS ON THE WRITE START PULSE INPUT LEAD. THIS PULSE, WHICH COMES FROM THE WRITE DATA CIRCUIT LOCATED ON JK19, IS INITIATED BY A WRITE COMMAND FROM THE CTTC. THE CARTRIDGE TAPE TRANSPORT (CTT) BEGINS TO MOVE FORWARD AT READ-REWRITE LEAD AS THE COMMAND IS ISSUED. THE CLOCK SYNC CIRCUIT, WHICH HAS LEFT IN A DISABLED STATE FROM THE PREVIOUS WRITE OPERATION OR INITIALIZATION SEQUENCE, WILL MAINTAIN AN INTERIOR BLOCK GAP (IBG) STATE AT THE OUTPUT OF THE PHASE ENCODER CIRCUIT UNTIL THE TRAILING EDGE OF THE WRITE-START PULSE. THIS STATE MAINTAINS A CONSTANT LOW LEVEL AT THE CLOCK INPUTS. WHEN THE WRITE START PULSE ENDS, THE CTT IS WRITE ENABLED AND MOVING FORWARD. AT READ-REWRITE LEAD, IT WILL EFFECTIVELY WRITE AN IBG ONTO THAT PORTION OF TAPE WHICH PASSES THE WRITE HEAD OF THE CTT HEAD. THE TRAILING EDGE OF THE WRITE START PULSE ENABLES THE CLOCK SYNC CIRCUIT. THIS CIRCUIT WILL THEN SYNC IN ON THE TWO CLOCK SIGNALS APPEARING ON THE Clocked AND CLOCKED INPUTS. CLOCKOUT AND CLOCKIN (ONE UP A SINGLE 2-PHASE CLOCK OPERATING AT 40 KHz) ARE GENERATED BY A CRYSTAL OSCILLATOR CIRCUIT LOCATED ON JK19. 2011H CLOCK SIGNALS PROVIDE TWO PHASES THAT ARE 180° OUT OF PHASE WITH EACH OTHER. THE SYNC CIRCUIT ALSO ENSURES THAT THE FIRST CLOCK PULSE AT ITS OUTPUT WILL APPEAR ON #1.

THE 2-PHASE CLOCK AT THE OUTPUT OF THE SYNC CIRCUIT FEEDS THE PHASE ENCODER CIRCUIT AND THE PREamble/POSTamble GENERATOR CIRCUIT. THE PHASE ENCODER CIRCUIT RECEIVES DATA FROM THE DATA SELECTOR CIRCUIT, AND BY UTILIZING THE 2-PHASE CLOCK, IT WILL TRANSLATE ANY NONZERO TO ZERO (NRZ) DATA, APPEARING AT THE OUTPUT DATA SELECTOR, TO THE ENCODED (PE) DATA. THE PE DATA LEAD IS FED DIRECTLY TO THE CTT'S WRITE CIRCUITS.

THE PREamble/POSTamble GENERATOR PROVIDES DATA TO THE DATA SELECTOR CIRCUIT FOR WRITING THE PREamble (12 ZEROS FOLLOWED BY A SINGLE ONE) AND THE POSTamble (A SINGLE ONE FOLLOWED BY 12 ZEROS). IT ALSO PROVIDES CONTROL TO THE DATA SELECTOR AND THE BUFFER CLOCK LEAD (DATA IN) LEAD. THE PHASE ENCODER CIRCUIT IS INITIALLY ENABLED, THE DATA ENABLE LEAD WILL BE IN A STATE SUCH THAT DATA AT THE OUTPUT OF THE PREamble/POSTamble GENERATOR WILL BE GATED THROUGH THE DATA SELECTOR. THE CLOCK OUTPUT OF THE PREamble/POSTamble GENERATOR CIRCUIT IS DISABLED. FOR THE FIRST 15 CYCLES OF THE 2-PHASE CLOCK, THE DATA OUTPUT OF THE PREamble/POSTamble GENERATOR WILL REMAIN IN THE "ZERO" STATE. THIS OUTPUT GOES TO A "ONE" STATE FOR THE NEXT 15 CYCLES OF THE 2-PHASE CLOCK. THIS ACCOMPLISHES WRITING OF THE PREamble ONTO TAPE. THE BUFFER CLOCK LEAD (DATA IN) LEAD IS ENABLED PRIOR TO THE SIXTEENTH CYCLE OF THE 2-PHASE CLOCK; ALLOWING THE FIRST DATA BIT FROM THE BUFFER CIRCUITS TO BE LOADED ONTO THE INPUT DATA LEAD (INPUT DATA). AS THE LAST BIT OF THE PREamble IS WRITTEN ONTO TAPE, AT THIS POINT, THE DATA-ENABLE LEAD CHANGES STATES; ALLOWING DATA FROM THE BUFFER CIRCUITS TO BE GATED THROUGH THE DATA SELECTOR TO THE PHASE ENCODER CIRCUITS.

A WRITE CYCLE CAN ONLY BE ORDERED AS THE LAST DATA BIT FROM A GIVEN BUFFER IS Clocked. THE BUFFER CIRCUIT, THE BUFFER CARRY PULSE LEAD, THE BUFFER CARRY PULSE LEAD, THE END OF EACH BUFFER OF DATA. THIS PULSE WILL OCCUR EVERY 1024 BITS UNLESS THE REGISTER IS STOPPED. THEREFORE, PRESETTING THE BUFFER CARRY PULSE TO END A WRITE CYCLE, A SET WRITE STOP COMMAND IS ISSUED TO THE CTT. THIS COMMAND INITIATES A PULSE AT THE OUTPUT OF THE CTT'S COMMAND DECODER LOCATED ON JK16, WHICH APPEARS AS THE WRITE-STOP PULSE. THIS PULSE SETS THE WRITE-STOP LATCH, ALLOWING THE NEXT BUFFER CARRY PULSE LEAD TO THE PHASE ENCODER CIRCUIT. AT THIS POINT, ALL DATA HAS BEEN WRITTEN AND THE BUFFER-CLOCK LEAD IS DISABLED. THE DATA ENABLE LEAD SWITCHES BACK TO ITS ORIGINAL STATE, ENABLING A DATA PATH FROM THE PREamble/POSTamble GENERATOR THROUGH THE DATA SELECTOR. THE DATA LEAD OF THE PREamble/POSTamble GENERATOR IS NOW IN THE "ONE" STATE FROM THE LAST BIT OF THE PREamble.

IT STAYS IN THIS STATE THROUGH THE NEXT CYCLE OF THE 2-PHASE CLOCK, WHILE WRITING THE FIRST BIT OF THE POSTamble. A "ONE" STATE LEAD THEN GOES TO THE "ZERO" STATE ALLOWING THE 15 "ZEROS" OF THE POSTamble TO BE WRITTEN. THE CLOCK SYNC CIRCUIT IS THEN DISABLED, LATCHING THE PHASE ENCODER CIRCUIT IN THE 3RD STATE. THE ACTUAL STOP SIGNAL TO THE CTT IS INITIATED BY THE READ CIRCUIT, AFTER THE READ WINDING OF THE CTT'S HEAD HAS REACHED THE IBG.

THE WRITE DATA OUTPUT (WRITE DATA) FROM THE DATA SELECTOR AND #1 (WRITE CLOCK OUTPUT LEAD) IS CONNECTED TO THE READ CIRCUIT LOCATED ON JK17. THE WRITE DATA LEAD IS THE NRZ FORM OF THE DATA BEING WRITTEN ONTO TAPE. A PULSE APPEARS ON THE WRITE CLOCK LEAD AT THE CENTER OF EACH BIT. WHEN THE CTT IS IN THE MAINTENANCE MODE, AND THE READ AND WRITE CIRCUITS ARE DISABLED WITHOUT OPERATING THE CTT, THE WRITE DATA AND WRITE CLOCK SIGNALS ARE GATED THROUGH THE READ CIRCUIT. THEREBY, TESTING ALL OF THE WRITE CIRCUITS EXCEPT THE PHASE ENCODER BY UTILIZING THE CRC CIRCUIT LOCATED ON JK17.

THE STOP CIRCUIT OPERATES A 40ms STOP PULSE WHENEVER THE TAPE DATA CONTROLLER (CCTC) UNIT EXPERIENCES ANY OF SEVERAL CONDITIONS. THIS PULSE, WHICH APPEARS ON THE STOP PULSE LEAD, RESETS ALL CIRCUITS OF THE CTT TO THEIR INITIAL STATE. THIS STOP PULSE IS GENERATED UNDER THE FOLLOWING CONDITIONS:

- BUFFER OVERFLOW**  
THE BUFFER CIRCUITS WERE NOT PROPERLY SERVICED BY THE CENTRAL PROCESSOR (ERROR CONDITION).
- CRC ERROR**  
A CRC ERROR WAS DETECTED DURING THE PREVIOUS READ OR READ-AFTER-WRITE OPERATION.
- REWINDING**  
THE CTT STARTS A REWIND SEQUENCE.
- BEGINNING OR END OF TAPE**  
THE CTT SENSES THE PHYSICAL BEGINNING OF TAPE OR THE PHYSICAL END OF TAPE MARKERS.
- STOP**  
A STOP COMMAND IS ISSUED TO THE CTT.
- THE COMPLETION OF A BACKSPACE, WRITE, OR READ-A-BLOCK OPERATION**  
EITHER OF THESE COMMANDS ISSUED TO THE CTT WILL SET THE END STOP CIRCUIT. THIS CIRCUIT MONITORS THE DATA DETECT INPUT. AFTER OBSERVING DATA DETECT GO ACTIVE, WHEN INACTIVE (INDICATING THAT THE CTT HAS CROSSED A BLOCK OF DATA) IT TRIGGERS THE STOP CIRCUIT.
- TDC INITIALIZE**  
A TDC INITIALIZE COMMAND IS ISSUED TO THE TDC.

ALL READ OR SHIFT CRC (SHIFT THE CONTENTS OF THE CRC REGISTER, LOCATED ON JK17, TO THE BUFFER CIRCUITS) OPERATIONS MUST LEAVE THE ON-LINE BUFFER IN A FULL STATE. THE BUFFER CIRCUITS (ON JK19) CONTAIN THE 1024-BIT SHIFT REGISTER. THE ON-LINE BUFFER IS THE 1024-BIT SHIFT REGISTER WHICH IS ACTIVELY ACCEPTING DATA FROM OR TRANSMITTING DATA TO THE CTT. IF THE DATA TRANSMITTER TO THE BUFFER CIRCUITS IS NOT AN INCIDENT OF 1024 BITS, FROM REQUESTING DATA TO THE BUFFER CIRCUITS, THE FILL CIRCUIT INDICATES IF A FILL REQUEST SHOULD BE SENT TO THE BUFFER CIRCUITS AT THE COMPLETION OF A DATA TRANSFER SEQUENCE. THE READ-DATA CLOCK LEAD ON THIS LEAD ATTEMPTS TO SET THE FILL REQUEST REQUEST CIRCUIT. NOTE THAT THE BUFFER-CARRY PULSE OCCURS AT THE TRAILING EDGE OF READ-DATA CLOCK PULSES. IT OCCURS ONCE EVERY 1024 CLOCK PULSES TO INDICATE THAT A COMPLETE BUFFER HAS BEEN FILLED. THE FILL REQUEST CIRCUIT WILL BE LEFT IN ITS CLEARED STATE, ONLY IF THE ON-LINE BUFFER IS FULL WHEN THE LAST DATA BIT IS LOADED ONTO IT. IF THE ON-LINE BUFFER IS NOT FULL AFTER THE LAST DATA HAS BEEN TRANSFERRED, THE FILL REQUEST CIRCUIT WILL BE LEFT IN THE ENABLED STATE. THIS CAUSES THE FILL LEAD (FILL) TO GO ACTIVE, REQUESTING THE BUFFER FILL OPERATION WHEN IT IS ENABLED BY THE FILL-ENABLE LEAD. THE FILL-ENABLE LEAD IS DRIVEN ACTIVE BY THE READ CIRCUIT AS IT COMPLETES ITS OPERATION FOR A GIVEN DATA TRANSFER FUNCTION.

THE READ DATA INPUT LEAD (THE DATA OUTPUT FROM THE READ CIRCUIT), IS ENABLED BY THE READ-DATA ENABLE LEAD TO DRIVE THE

READ OUTPUT DATA LEAD. THE READ OUTPUT DATA LEAD TRANSMITS READ DATA TO THE BUFFER CIRCUITS. THE READ DATA LEAD IS ENABLED BY JK16 WHENEVER DATA IS BEING TRANSFERRED THROUGH THE READ CIRCUITS OR FROM THE CRC REGISTER TO THE BUFFER CIRCUIT.




FIGURE 1 - BLOCK DIAGRAM

JK18 CIRCUIT PACK

BELL TELEPHONE LABORATORIES

2

CPS-JK18  
SHEET 6



P/D CIRCUIT DESCRIPTION




FIGURE 3 - WRITE TIMING FOR CTC